Herunterladen Inhalt Inhalt Diese Seite drucken

Structure Of The Cyclic Process Data - TR-Electronic LMC-55 Benutzerhandbuch

Absolut linear encoder
Inhaltsverzeichnis

Werbung

Verfügbare Sprachen

Verfügbare Sprachen

8.3 Structure of the cyclic process data

8.3.1 Module: PNO Encoder Profile, Submod.: Position 32 Bit
Structure of input words 1 to 4, IO device -> Master
IW 1
IW 2
IW 3
IW 4
ZSW2_ENC
G1_ZSW
G1_XIST1
Signal nos. 10 (G1_ZSW), 11 (G1_XIST1) and 81 (ZSW2_ENC) already used in standard telegrams 81
to 84 are simply copied in the submodule Position 32 Bit and are thus also simultaneously
available to the second IO controller as input data. The exact procedure is described from
chapter 6.3.1 page 108.
8.3.2 Module: TR Encoder Profile, Submod.: Shared Device Pos. + Vel. 1-30
The measuring system does not support speed parameters.
Structure of input bytes, IO device -> master
IB 1
IB 2
IB 3
IB 4
IB 5
IB 6
IB 7
IB 8
IB 9
IB 10
IB 11
IB 12
IB . . .
Error
Warnings
Counter Magnets
Pos 1
Pos 1
Pos 1
Pos 1
reserv.
reserv.
. . .
The input data (186 bytes) already used in the TR submodule Pos. + Vel. 1 - 30 are simply
copied in the submodule Shared Device Pos. + Vel. 1 - 30 and are thus also simultaneously
available to the second IO controller as input data. The exact procedure is described from
chapter 6.4.2 page 147.
Printed in the Federal Republic of Germany
 TR-Electronic GmbH 2018, All Rights Reserved
08/06/2019
TR - ELA - BA - DGB - 0030 - 02
Page 161 of 167

Werbung

Kapitel

Inhaltsverzeichnis
loading

Inhaltsverzeichnis