Herunterladen Diese Seite drucken

NEC MultiSync FE700 Serviceanleitung Seite 128

Vorschau ausblenden Andere Handbücher für MultiSync FE700:

Werbung

Pin Definition
1.MCU
Pin No.
Pin name
1
PWM2
2
PWM1
3
PWM0
4
/RESET
5
VDD
6
GND
7
OSC0
8
OSC1
9
PB5/SDA2
10
PB4/SCL2
11
PB3/PAT
12
PB2
13
PB1
14
PB0
15
/IRQ/VPP
16
PC7
17
PC6
18
PC5
19
PC4
20
PC3/AD3
21
PC2/AD2
22
PC1/AD1
23
PC0/AD0
24
SDA1/PA0
25
SCL1/PA1
26
PA2/PWM8
27
PA3/PWM9
28
PA4/PWM10
29
PA5/PWM11
30
PA6/PWM12
31
PA7/PWM13
32
PDO/VOUT
33
PD1/HOUT
34
PD2/PWM7
35
PD3/PWM6
36
PD4/PWM5
37
PD5/PWM4
38
PWM3
39
HIN
40
VIN
2.OSD IC
Pin No.
Pin name
9
PWM0
10
PWM1
11
PWM6
12
PWM7
I/O
Signal name
O
HP
O
BOW
O
HS
I
RESET
VCC
GND
I/O
XTAL2
I
XTAL1
I/O
MSDA
I/O
MSCL
I/O
SELFTEST
I/O
CS1
I/O
CS0
I/O
#P-OFF
I/O
WP
I/O
#MUTE2
I/O
DEG
I/O
#MUTE1
I/O
#SUSPEND
I/O
P-ON
I/O
CS2
I/O
KS1
I/O
KS2
I/O
SDA
I/O
SCL
I/O
ROT
I/O
CONTRAST
I/O
BRIGHT
I/O
R
I/O
G
I/O
MC
I/O
V-OUT
I/O
H-OUT
O
VC
O
PARA
O
TRAP
O
PIN
O
VS
I
H-SYNC
I
V-SYNC
I/O
Signal name
O
B
O
G-bias
O
B-bias
O
R-bias
8 - 9
Function
H-position
Pin-balance
H-size
Low reset
+5V
Ground
12MHz oscillator output
12MHz oscillator input
EEPROM/OSD SDA
EEPROM/OSD SCL
Test Pattern
CS1
CS0
PMS Off
N/C
Mute2
Degauss out
Mute1
PMS Suspend
Detect power on
CS2
EXIT/ / /RESET key
/ /PROCEED key
DDC SDA
DDC SCL
Rotation
CONTRAST
BRIGHTNESS
R-gain
G-gain
Moire Cancel
V-sync out
H-sync out
V-center
Parallel
Trapezoid
Pincushion
V-size
H-sync input
V-sync input
Function
B-gain
G-bias
B-bias
R-bias
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A
D/A

Werbung

loading